![]() |
G32R430 Device Driver Layer v1.0.4
G32R4xx Device Driver Layer API Reference
|
Macros | |
| #define | DDL_RCM_APB_DIV_1 (0x00000000U) |
| #define | DDL_RCM_APB_DIV_2 (RCM_SCCR_PDIV_2) |
| #define | DDL_RCM_APB_DIV_4 (RCM_SCCR_PDIV_2 | RCM_SCCR_PDIV_0) |
| #define | DDL_RCM_APB_DIV_8 (RCM_SCCR_PDIV_2 | RCM_SCCR_PDIV_1) |
| #define | DDL_RCM_APB_DIV_16 (RCM_SCCR_PDIV) |
| #define DDL_RCM_APB_DIV_1 (0x00000000U) |
HCLK not divided
Definition at line 202 of file g32r4xx_ddl_rcm.h.
| #define DDL_RCM_APB_DIV_16 (RCM_SCCR_PDIV) |
HCLK divided by 16
Definition at line 206 of file g32r4xx_ddl_rcm.h.
| #define DDL_RCM_APB_DIV_2 (RCM_SCCR_PDIV_2) |
HCLK divided by 2
Definition at line 203 of file g32r4xx_ddl_rcm.h.
| #define DDL_RCM_APB_DIV_4 (RCM_SCCR_PDIV_2 | RCM_SCCR_PDIV_0) |
HCLK divided by 4
Definition at line 204 of file g32r4xx_ddl_rcm.h.
| #define DDL_RCM_APB_DIV_8 (RCM_SCCR_PDIV_2 | RCM_SCCR_PDIV_1) |
HCLK divided by 8
Definition at line 205 of file g32r4xx_ddl_rcm.h.